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Abstract—This paper addresses the design of high-Q passive 
inductors and differential transformers in a low-power low-
noise amplifier (LNA) application. The passives quality in 
resonant LC tanks as well as in the matching network and 
degeneration inductors has been improved by balancing the 
trade-off between ohmic losses and Eddy current degradation. 
As a result, the enhanced passives Q-factor for the optimized 
passive devices has been used in order to design a 2.4 GHz fully 
integrated high-gain current-reused LNA, implemented in 0.18 
µm CMOS technology. The LNA performance show a gain of 
roughly 30 dB, while dissipating 0.9 mA from a 1.2 V supply.  
Index Terms—Low-power, LNA, Q-factor, ISM-band 
I. INTRODUCTION 
The impact of passives quality in resonant circuits can 
severely influence the circuit power dissipation [1]. In 
conventional low-noise amplifiers (LNAs) the load inductor is 
typically used to resonate with a certain fixed capacitance in 
order to obtain the specified peak voltage gain, AV. This gain 
is proportional to the tuned circuit’s impedance at resonance, 
Zo and transistor’s transconductance, gm. Zo is usually limited 
by the inductor quality factor, Q, since Zo  Q. Thus, the 
voltage gain behavior is described by means of 
 .QgA mV ∝  (1) 
LNA stage has been deeply analyzed in literature, and 
straightforward figures of merit (FoMs) have been given as 
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where IIP3 is the input-referred third-order intercept point, 
NF the noise figure, P the DC dissipated power and f the 
operating frequency. Assuming (2), to lower power 
dissipation the RF CMOS technology is scaled down, since 
the evolution of defined ܨ݋ܯ௅ே஺ almost increases inversely 
with the minimum gate length, Lmin, because of in short 
channel regimes fT ן1/Lmin [2]. In fact a clear trend toward 
better LNA performance for reduced designed CMOS 
technology nodes is observed in the literature and, more 
specifically, from the low-power design point of view [3]. 
Therefore, according (1), to compensate the reduction of gm 
and AV due to low-power requirements, the passives quality 
factor must be increased. In this work, the design of a 2.4 
GHz fully integrated CMOS high-gain low-power LNA is 
carried out by means of high-Q passive devices. A single-
ended to differential current-reused topology is proposed. All 
the used passive inductors and transformers have been 
optimized in two ways: first to obtain the best balance 
between ohmic and Eddy current losses, second to achieve an 
improved routing solution in terms of layout. Specially, the 
impact of high-Q LC tanks and inductors is analyzed and 
discussed. 
II. LNA IMPLEMENTATION  
The schematic of the designed LNA is illustrated in Fig. 
1. A 50 Ω π-matching network formed by capacitors C1, C2 
and inductor LG, followed by a decoupling capacitor Cin and a 
pseudo-differential configuration formed by transistor pair 
M1-M2 is performed. ESD protection diodes equivalent 
capacitance corresponds to C1 and C2. The capacitance C’ 
allows to minimize the noise figure under low-power 
conditions and degeneration inductor, LS, completes the 
matching network. In order to obtain a fully differential RF 
amplified signal in M1 and M2 drain, a bypass capacitor, Cdiff, 
copies the signal between the two nodes by preserving the 
DC component. The RF signal goes through two decoupling 
capacitances, Cint, to a second common- source transistor pair 
M3-M4. By combining an optimized differential transformer, 
T1, with two shunt capacitors, CT1, an improved RF-choke is 
implemented between the two stacked transistor pairs. 
Optimized differential transformers are the key in order to 
enhance the quality factor of the LC tank resonance. As 
result, the overall NF is decreased since the gain of the input 
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III. PASSIVES D
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B. Differential Transformers and LC-tanks 
The LNA is implemented by two transformers LC-tanks, 
as shown in Fig. 1. These resonant structures have three main 
functions. First, they provide a way for reusing the bias 
current for the LNA. Second, they must be able to force a 
short impedance condition for the common-mode signal and, 
therefore, the even harmonics at the output of the LNA are 
suppressed. Third, they offer a high impedance condition 
(high gain) for the differential mode. Such behaviour can be 
accomplished when the magnetic coupling factor k between 
transformer windings is close to -1 (inverter configuration) in  
combination with a high quality factor of the passive 
component. The high impedance condition can be set through 
the equivalent parallel resonance. Thus, in such cases, the 
quality factor will be evaluated using the derivative of the 
phase θ of the LC-tank at its resonance frequency ω0, i.e.,  
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where Ydiff represents the differential admittance of the load 
connected at the drain outputs of transistors M1-M2 or M3-
M4.  
To achieve this required functionality, the inverter 
transformer LC-tank must be carefully designed. In order to 
minimise the distance to the transistor drain, the layout is 
octagonal, as shown in Fig. 4(a), with the 3 ports located in 
the same corner forming a 45º angle. Notice that the shunt 
capacitors CT that fix the resonance frequency are placed just 
at the output of the ports. In this way, the parasitic magnetic 
couplings due to additional routing traces are avoided. The 
coupling between windings can be maximized using the 
minimum separation between metal strips and interleaving 
the metals forming the two coils as much as possible. 
Additionally, the high impedance condition for the 
differential mode can be obtained by increasing Q. Therefore, 
the former systematic optimization procedure can be applied 
(notice that both transformers are also tapered structures). 
Fig. 4. (a) Differential optimized transformer and (b) LC-tank Q-factor. 
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Fig. 3. Experimental Q and inductance of the designed inductors. (a) 
LS=1nH. (b) LG=10nH. 
Fig. 2. Optimized implemented inductors. (a) LS=1nH. Dimensions 
correspond to 200x200 µm2. (b) LG=10nH. Dimensions correspond to 
310x310 µm2. 
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Using (5), the simulated Q value is 22.5 at the frequency of 
interest, as shown in Fig. 4(b). The impact of the process 
variations on the performance has been estimated in a ±6% at 
resonance frequency, which can potentially degrade the 
effective Q at resonance frequency. In order to minimise the 
overall area of the circuit, the two transformer LC-tanks must 
be placed as close as possible to each other. However, the 
magnetic and electric coupling between them can modify the 
resonance frequency of the structures, detuning the high 
impedance condition for the differential signal.  
   
IV. EXPERMENTAL RESULTS 
Fig. 6(a) shows the implemented LNA. In order to assure 
amplifier stability under any load condition the Rollet’s 
factor, K, has been simulated. As can be observed in Fig. 
6(b), K>1 for all the interest frequency range. Therefore, the 
amplifier is unconditionally stable. Fig. 6(c) shows a LNA 
experimental gain of roughly 30 dB at central frequency band 
(2.4 GHz), whereas noise figure corresponds to 4.5 dB. Fig. 
6(d) shows the measured nonlinearity effects such as the 1-dB 
compression point (CP1dB=-21.0 dBm) and the input third-
order intercept point (IIP3=-11.5 dBm) of the LNA. In order 
to evaluate the impact of the ESD diodes on the linearity of 
the LNA an IIP3 simulation with and without ESD diodes 
(using equivalent capacitance) has been performed. The 
simulated LNA without ESD diodes presents CP1dB=-14.2 
dBm and IIP3=-5.4 dBm. Finally, the total current 
consumption of the proposed LNA is 0.9 mA from a 1.2 V 
supply. 
 
V. CONCLUSIONS 
The overall strip metal losses of several RF inductors and 
differential transformers have been optimized in order to 
obtain high-Q passive devices. Such passives have been used 
in the design of a single to differential current-reused LNA 
with the result of high-gain (~30dB) and low-power 
consumption (~1mW). 
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Fig. 6. (a) Tested LNA. (b) LNA Rollet’s factor. (c) Measured gain and 
noise figure. (d) Measured CP1 dB and IIP3. 
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